Welcome to Credo’s News Room. Select an article or search by product.

Dec. 1, 2021

New Credo 3.2Tbps DSP Connectivity Chiplet with 56Gbps Lane Rates to Accelerate Time-to-Market for New Multi-chip Module ASICs

Read More
May. 19, 2021

Credo Announces 3.2Tbps XSR-Enabled High-Speed Connectivity Chiplet with 112Gbps Lane Rates

Read More
May. 24, 2019

Credo First to Demonstrate 7nm, 112G XSR SerDes

Read More
Oct. 29, 2018

Credo First to Publicly Demonstrate 112G SerDes in 7nm at TSMC’s 2018 China OIP Forum

Read More
Oct. 3, 2018

Credo to Showcase 56Gbps and 112Gbps SerDes at TSMC’s 2018 Open Innovation Platform Ecosystem Forum

Read More

Media Contacts

Press Inquiries

Investor Relations Inquiries